Pot jitters during ADC capture


Results 1 to 34 of 34

Threaded View

  1. #23
    Join Date
    Nov 2003
    Location
    Greece
    Posts
    4,170


    Did you find this post helpful? Yes | No

    Default Re: Pot jitters during ADC capture

    Richard has good point regarding crappy source signal.

    As noted before, if the pot is so bad it will be very difficult to clean the signal.

    The r-c values depend on the signal frequency that they will filter. Your pot signal is really slow and needs big cap and resistor values, called time constant.

    Having big r-c values driving Adc is difficult so a buffer is needed.

    Ioannis
    Last edited by Ioannis; - 8th August 2024 at 11:59.

Similar Threads

  1. Using hardware capture
    By Bruce in forum Code Examples
    Replies: 14
    Last Post: - 25th March 2012, 05:52
  2. Capture woes...
    By ardhuru in forum mel PIC BASIC Pro
    Replies: 9
    Last Post: - 22nd May 2011, 08:36
  3. Capture with PIC16F88
    By inventosrl in forum mel PIC BASIC Pro
    Replies: 0
    Last Post: - 27th March 2010, 13:05
  4. Capture without CCP
    By boroko in forum mel PIC BASIC Pro
    Replies: 5
    Last Post: - 28th March 2009, 23:09
  5. Capture
    By SlotH in forum mel PIC BASIC Pro
    Replies: 5
    Last Post: - 18th May 2005, 19:17

Members who have read this thread : 2

You do not have permission to view the list of names.

Posting Permissions

  • You may not post new threads
  • You may not post replies
  • You may not post attachments
  • You may not edit your posts