System Wide Clock?


Closed Thread
Results 1 to 11 of 11
  1. #1
    Join Date
    Dec 2006
    Location
    WADSWORTH OHIO USA
    Posts
    37

    Red face System Wide Clock?

    Hello everyone, I currently have a design using 7 16F pics each performing time specific tasks.
    All pics are running at 20MHz. The question is would it be to any advantage to sync all the processors from a single clock source? If so, does anyone have any recommendations on a clock driver/distributor.

    Thanks

    SOMRU
    Thanks !
    SOMRU
    TWE/TFP/EE

  2. #2
    Join Date
    Nov 2003
    Location
    Wellton, U.S.A.
    Posts
    5,924


    Did you find this post helpful? Yes | No

    Default

    Dave
    Always wear safety glasses while programming.

  3. #3
    Join Date
    Dec 2006
    Location
    WADSWORTH OHIO USA
    Posts
    37


    Did you find this post helpful? Yes | No

    Smile Many Thanks

    Thanks Dave, I searched the forums but must have used the wrong nomenclature, as usual. THANKS AGAIN
    SOMRU
    Thanks !
    SOMRU
    TWE/TFP/EE

  4. #4
    Join Date
    Nov 2003
    Location
    Wellton, U.S.A.
    Posts
    5,924


    Did you find this post helpful? Yes | No

    Default

    Just happened to remember reading it when it was live.
    Dave
    Always wear safety glasses while programming.

  5. #5
    Join Date
    Dec 2006
    Location
    WADSWORTH OHIO USA
    Posts
    37


    Did you find this post helpful? Yes | No

    Unhappy Dwindling Clock

    Greeting all, been busy.

    I have connected a 16f871 clko to a 16f870 clki, all seemed well.
    Connected the 870 clko to a 16f818 clki, as per:

    Method 2.

    Connect OSC2 from the PIC1 with the Crystal, to OSC1 of PIC2 without. PIC2's OSC2 connects to PIC3's OSC1. PIC3's OSC2 connects to PIC4's OSC1... ad infinitum... Disadvantage: If one of the PICs failed, all the PICs down the chain from that PIC will cease operating also.


    Results not so good. The 818 is not running, and have two more pics to drive.

    O-scope shows a dc offset and diminishing low side, as it goes down the line.

    Has anyone any ideas???

    Thanks
    Thanks !
    SOMRU
    TWE/TFP/EE

  6. #6
    Join Date
    Jul 2003
    Posts
    2,358


    Did you find this post helpful? Yes | No

    Default

    Ensure you have HS Oscillator set in Config Fuses of all your PICs - this increases the drive levels and also allows you fan-out to more than one PIC down the line.

  7. #7
    Join Date
    Dec 2006
    Location
    WADSWORTH OHIO USA
    Posts
    37


    Did you find this post helpful? Yes | No

    Red face

    Good morning,
    Yes all pics are set to HS, double checked I/O's.
    Oscillators defined at 20 MHz.
    I will check board for ground leakage on that net.
    Thanks for the quick response.
    This forum is BRILLIANT!!
    Thanks !
    SOMRU
    TWE/TFP/EE

  8. #8
    Join Date
    Dec 2006
    Location
    WADSWORTH OHIO USA
    Posts
    37


    Did you find this post helpful? Yes | No

    Unhappy

    Good Afternoon,
    Rerouted clock signal in several different configurations, serial/parallel and can still only get 3 of the five to roll. Am able to swap the last three around on end of run, same-same diag program and I/O, same results.
    Went as far to hard wire the clock signals off board to eliminate stray capacitances.
    Well.....
    Back to the bench.
    Should the the clock signal have the same voltage all the way down the line?? I would think so.
    Going to replace crystal, caps, and main pic next.

    Close but not quite ready for the BFH.
    Last edited by SOMRU; - 7th November 2007 at 19:51. Reason: MORE INFO
    Thanks !
    SOMRU
    TWE/TFP/EE

  9. #9
    Join Date
    Dec 2006
    Location
    WADSWORTH OHIO USA
    Posts
    37


    Did you find this post helpful? Yes | No

    Unhappy

    Well the BFH "Bottle of Fermented Hops" didn't hurt or help. But was enjoyable.

    I gave in guys...

    Tacked on some crystals and caps, trimmed some traces, and I'm up and running.

    Started out with 20Mhz @ 4v PK2PK. Was getting about 1v drop for each pic in series or parallel. The pics start failing at 2.8v pk2pk.

    I will not let this drop. I am just on a really tight schedule.

    Thanks for the help so far.
    Thanks !
    SOMRU
    TWE/TFP/EE

  10. #10
    Join Date
    Aug 2003
    Posts
    985


    Did you find this post helpful? Yes | No

    Default

    You can use a 74HC04 to distribute clock signal.
    Like in this schematic:
    http://www.picbasic.co.uk/forum/atta...4&d=1060366548
    there is two pics, only one clock. More pics could be added.

  11. #11
    Join Date
    Dec 2006
    Location
    WADSWORTH OHIO USA
    Posts
    37


    Did you find this post helpful? Yes | No

    Wink Moving on

    thanks...

    Possibly in the "NEXT GENERATION" upcoming.

    How much SNYCH is really needed?
    Not much for this application. But need for a solid timing freq is.


    THANKS AGAIN
    Thanks !
    SOMRU
    TWE/TFP/EE

Similar Threads

  1. 32 bit square root
    By Charles Linquis in forum mel PIC BASIC Pro
    Replies: 20
    Last Post: - 6th May 2009, 03:37
  2. EM4095 Chip, get Clock and Data signals?
    By mindthomas in forum mel PIC BASIC Pro
    Replies: 14
    Last Post: - 19th August 2008, 06:27
  3. Shiftout/in
    By BobEdge in forum mel PIC BASIC Pro
    Replies: 5
    Last Post: - 23rd August 2007, 11:48
  4. Help with sound command in 2 programs
    By hyperboarder in forum mel PIC BASIC Pro
    Replies: 4
    Last Post: - 5th July 2007, 20:36
  5. PIC16F877A - Timer0 won't interrupt
    By WishMaster^ in forum mel PIC BASIC Pro
    Replies: 19
    Last Post: - 25th April 2007, 08:25

Members who have read this thread : 0

You do not have permission to view the list of names.

Posting Permissions

  • You may not post new threads
  • You may not post replies
  • You may not post attachments
  • You may not edit your posts