Maybe because TMR1 is set for a 500ms interval?