outs => PORTx=XYZ
DIRS = > TRISx or INPUT or OUTPUT