ok looks like 48mhz clock is more likely to be correct , the table makes no mention of the /4 option as depicted in the osc diagram fig 3.1 ,and a 0 divide option seems more probable

what are you using to pgm the chip , its not holding mclr low or something easy like that . pwr ok ? led works ?