also the CE for wait states on external memory bus has been fixed in C5 release of silicon