Not wishing to labor the point but (ah, there's always a but) looking at this diagram from the datasheet
Clock is idle low and data is clocked by idle to active clock. Sample (assuming you're reading as well) seems to be either but I guess preferably middle.
George
JIC use your analyzer to ensure that you're sending 16 bits between CSN low and CSN high
Bookmarks