Dick, I'm assuming that you have a logic level gate fet. I would put a pull down resistor of about 4.7k to 1k ohm from the gate to ground. This should stop the gate from seeing a turn on condition during poweron-reset while the micro port pins are in an input state.

Dave Purola,
N8NTA