Think of a PLL as a sort of frequency multiplier. It is actually a free running oscillator that is synchronized to an source at a lower frequency. The high frequency oscillator output is divided by an integer value and compared to the low frequency reference and the difference in when they both cross zero (the phase) is used to move the higher frequency slightly higher or lower - hence the name Phase Locked Loop. Clear as mud?