It's probably just an excuse to buffer the posts in memory while waiting for
the I2C bus to write to banks of 24LC256 EEPROMs in the server.
It's probably just an excuse to buffer the posts in memory while waiting for
the I2C bus to write to banks of 24LC256 EEPROMs in the server.
Bookmarks