Cannot compile for 40MHz 4 x pll

Printable View