TMR0 interrupt. Counter pauses?

Printable View