A logic gate chip with 1 ea XOR and 2 ea AND gates?

Printable View