I am curious, Is there a way to put Basic code into HDL for an FPGA?