Using 18F4525 with PortA defined as all inputs - RA2 and RA3 always show logic 0

Printable View