

BY FRED EADY

www.nutsvolts.com/index.php?/magazine/article/august2011\_DesignCycle

# **GIVE YOUR BITS SOME AIR**

If you think that you need ZigBee or 802.15.4 to move small chunks of data with a low power data radio, you are absolutely correct. If you think that you don't need ZigBee or 802.15.4 to move small chunks of data with a low power radio, you are absolutely correct. ZigBee and 802.15.4 are wireless data communication standards that require packetdescriptive information to be sent along with the packet's payload data. If you only need to send a couple of bytes in a peer-to-peer or multicast environment, you really don't need (or want) the network overhead that comes with an official ZigBee stack or 802.15.4 network.

Then NASA put men on the moon, there was no personal computer for the masses, no USB, no Ethernet (as we know it), no Internet (as we know it), no 802.15.4, and no ZigBee. In addition to these shortcomings, the RS-232 standard was in its infancy. Yet, NASA still managed to get one of the world's largest rockets, three men, a command module, a service module, and a lunar module to make the 500,000 mile round trip. For those of you born in the 1970s and beyond, the lunar module and the Saturn V booster only made half of the trip or less. Apollo 13 was the exception as the lunar module was retained and used on the return leg to get the astronauts (along with the crippled service module) safely back to Earth. Lacking today's technology, it's a certainty that NASA used sophisticated one-off computing devices and radio equipment to fly manned and unmanned missions in the early days of the space program. In the spirit of 1969 technology, I'm going to show you how to wirelessly transfer data between multiple nodes without resorting to ZigBee, 802.15.4, specialized computers, or one-off radios.

In this installment of Design Cycle, we're going to use a modular approach to construct some embedded data radio hardware. Once the hardware comes online, we'll put on



our software hats and spin some code. When we finish the coding, we'll dump the bits into the hardware, put on our pointy hat that is decorated with stars and moons, and observe data magically move from one radio platform to the other.

■ PHOTO 1. The ultracompact size and low power consumption of the AIR module make it an ideal radio platform for low power wireless embedded projects.

## **GETTING ON THE AIR**

In this case, AIR is short for Anaren Integrated Radio. The 2.4 GHz AIR modules measure in at 9 x 12 x 2.5 mm. The sub-postal stamp-sized AIR module you see in **Photo 1** houses an integrated crystal, a voltage regulator, and all of the associated RF circuitry necessary to support its CC2500 transceiver core. In idle mode, the AIR module draws a paltry 1.5 mA. When sleeping, the 2.4 GHz module current requirement drops to a nearly nonexistent 400 nA. Anywhere from 13.3 mA to 19.6 mA current draw is typical in receive mode, and at maximum transmit power only 21.5 mA is consumed. This level of power consumption allows the AIR module to fit nicely into very low power telemetry and embedded control applications.

The 2.4 GHz A2500R24A AIR module pictured in **Photo 1** is equipped with an integral antenna. If your module is to be imprisoned in a metal enclosure, you'll need the A2500R24C variant which is fitted with a compact U.FL antenna connector. This month, we will work exclusively with the A2500R24A module. So, from now on the A2500R24A will be referred to simply as the AIR module. The AIR module is documented extensively on the Anaren website. So, there's no need to rehash in this text the information you can easily access online. The main goal this month is to design, assemble, and code a microcontroller-based support system for the AIR module.

# **AIR SUPPORT**

Just because NASA sent men to the moon sans USB doesn't mean that we can't employ the services of USB in our AIR design process. In the firmware debug phase of the design process, we'll use USB as a power source and as a

stand-in for RS-232. That implies that our microcontroller of choice must be USB capable. The next design point our microcontroller must meet concerns the compiler we will use to forge the AIR module firmware driver. We will need to select a compiler that supports USB. Access

54 NUTS VOLTS August 2011



to the AIR module's internal registers is enabled via a fourwire SPI portal. The SPI protocol can be emulated with userwritten bit bang routines. So, our compiler need doesn't built-in SPI functionality, but it would be nice if it did. We don't have to look far for a suitable microcontroller. The PIC18F47J53 natively supports USB and offers an on-chip hardware-based SPI engine. We'll be storing tables in Flash and data in buffers carved from SRAM. The PIC18F47J53 has ample memory resources that we can call on. On the power plane, the PIC18F47J53 is a perfect fit for the AIR module as both it and the PIC18F47J53 operate on a 3.3 volt power rail. The equality at the power plane level eliminates the need for logic level shifting of the PIC18F47J53's SPI portal and I/O pins. Thus, we can directly connect the I/O subsystems of the PIC18F47J53 and AIR module. I would like to use the CCS C compiler as it runs under the influence of MPLAB and allows the use of Microchip's PICkit3 as a debugger and programmer. As it turns out, the CCS C compiler also fully supports the PIC18F47J53's USB and SPI engines.

The PIC18F47J53 design is chronicled in **Schematic 1** and realized in **Photo 2**. A 32.768 kHz crystal is included in the PIC18F47J53 design to enable the PIC's internal RTCC (Real Time Clock Calendar). The option to employ the PIC18F47J53's analog-to-digital converter (ADC) is available by way of the free PORTA I/O pins. I've included some optional debug/status LEDs on the PORTE pins. If you need the PORTE pins as additional analog-to-digital inputs, you can move LED1-LED3 to other available PIC18F47J53 I/O

pins or eliminate them all together. The PIC's USB portal doubles as a power source and a USB CDC (Communications Device Class) device. A companion CCS USB driver on the PC side sets up a virtual COM port that allows the PIC18F47J53 to communicate with a terminal emulator using its embedded USB portal.

### THE AIR PLANE

Now that we have the microcontroller host portion of the project under control, we can begin work on the AIR frame. The AIR module grinning at you in Photo 1 is an SMT device that is more suited to projects that have been tested and finalized. The Anaren engineers that wear those pointy hats brewed up yet another AIR module variant. The A2500R24A-EM1 was originally conceived to allow AIR modules to ride on Texas Instruments SmartRF evaluation boards. We're going to hijack the A2500R24A-EM1 tied up in **Photo 3** and put it on another plane. With a little help from our friends at SAMTEC and ExpressPCB, I whipped up the AIR PLANE which is basking in the light of Photo 4. The AIR PLANE is a hardware conversion tool that pulls the SAMTEC-based 40-pin A2500R24A-EM1 interface into eight pins that are placed on convenient 0.1 inch centers. Contained within the AIR PLANE's eight-pin interface are the four-wire SPI portal, the AIR module GDO0 and GDO2 I/O pins, and power and ground points. The AIR PLANE's converted interface is everything we need to fully access the AIR module's configuration and data registers.



As you can see in **Photo 5**, all of the modular hardware components are mounted in the 0.1 inch pitch fiberglass grid of an EDTP plated-through perf board. The short ends of standard 0.1 inch pitch male headers are soldered on the component side of the PIC18F47J53 module. The extended portions of the male headers are long enough to pass through the perf board and act as wire wrap posts. I chose to use a female header to socket the AIR PLANE and its A2500R24A-EM1 evaluation board cargo.

#### **GETTING AIRBORNE**

I applied power to the collaboration of modules assembled in **Photo 5** and did not release any magic smoke. So, we're ready to put down a firmware foundation that will allow us to take our AIR module and supporting equipment down the runway, and ultimately go AIRborne. To those RF types that wear the pointy witch hats, the AIR module is a collection of well-placed coils and capacitors that transfers data by disrupting small portions of the Earth's magnetic field. To a hardware type, the AIR module is a tiny building block that sits on a particular layout of printed circuit board (PCB) pads. To a programmer, the AIR module is a logical collection of registers and FIFO (First In First Out) buffers. All of the RF plumbing has been done for us by the folks at

#### PHOTO 2. The PIC18F47J53 hardware shown here is designed to drive an AIR module in stand-alone mode using battery power, or to control an AIR module under the influence of a PC's USB portal.

Anaren. We took care of the AIR hardware build ourselves with the fabrication, assembly, and integration of the PIC18F47J53 and AIR PLANE modules. There's no one else here to fly this thing but us. So, let's start flipping software switches and see if we can't get this baby on the AIR.

# **A SOFTWARE RADIO**

My very first serious radio was a Knight Kit Ocean Hopper shortwave radio (http://nostalgickitscentral.com/ allied/products/knight\_radio.html). I recall the various coils that could be plugged in for listening in at different frequencies. The in-band tuning was done mechanically via a dial that was attached to a large variable capacitor. The only software involved in tuning the Ocean Hopper were my – at the time – itty bitty little fingers.

A couple of HC49-packaged microcontroller crystals would drown the tiny AIR module. Obviously, as far as the AIR module is concerned, there's not enough real estate available for any mechanical RF controls. Thus, the AIR module is a fly-by-wire device. Registers and the values contained within them replace the variable capacitors and frequency selection coils. In the case of the AIR module, all of its RF and data handling parameters are controlled by the contents of the 47 registers enumerated in **Listing 1**.

After staring a hole into the front panel of my Ocean Hopper, I longed for some visual feedback on the signals I was receiving in my headphones. Back in the day, the more sophisticated shortwave receivers came equipped with signal strength meters. Although a mechanical meter could be electrically adapted to the AIR module, an external mechanical or electronic metering device would be overkill as the AIR module has a built-in set of digital meters in the guise of status registers. The set of digital status meters are contained within the register set you see in **Listing 2**.

Listing 2 also exposes the AIR module's PATABLE and

Comment Com

■ PHOTO 3. The A2500R24A-EM1 is the marriage of an A2500R24A AIR module and a Texas Instruments-inspired daughterboard.



■ PHOTO 4. The AIR PLANE eliminates the need to permanently mount an AIR module in the hardware/firmware development phase of the design cycle.

FIFO registers. The PATABLE consists of eight bytes and is instrumental in dialing in the AIR module's transmit output power. Our PATABLE setting looks like this:

//\*\*\*\*\*\*\*\*\*
//\* AIR
//\*PATABLE SET
//\*FOR 0dBm
//\*\*\*\*\*\*\*\*\*
const unsigned
int8 AIR\_PA\_
TABLE[8]=

The transmit FIFO and receive FIFO handle the module's outgoing and incoming data, respectively. The AIR module manipulates the configuration register values and FIFO data using a state machine that runs within its CC2500 core. The host microcontroller can control the movement between states by issuing strobes. Strobes are really commands such as start receiving (SRX) or start transmitting (STX). The AIR module's available command strobes are contained within **Listing 3**. The AIR module's registers, FIFOs, and command strobes are all laid out for us. It's up to us to manipulate these resources in such a way as to cause the transmission and reception of digital data. So, let's get with it.

#### **AIR TOOLS**

};

We must initiate an AIR module RESET before any register manipulation can take place:

\* \* \* \* \* \* \* \* \* \* //\* RESET AIR //\*\*\*\*\*\*\* void reset\_air(void) DISABLE\_SPI; output\_bit(SCLK,1); output\_bit (MOSI, 1); output\_bit(CSN,1); delay\_ms(1); output\_bit(CSN,0); delay\_ms(1); output\_bit(CSN,1); delay\_ms(1); output\_bit(CSN,0); while(input(MISO)); ENABLE\_SPI; data\_out = AIR\_SRES; write\_data; DISABLE\_SPI; while(input(MISO)); output\_bit(MOSI,0); output\_bit(SCLK,0); output\_bit(CSN,1); ENABLE\_SPI;

}

The first command strobe (AIR\_SRES) is executed within the AIR module RESET function. Note that the SPI portal is alternately enabled and disabled in the *reset\_air* function. The reason for this is that we must wait for MISO to fall logically low before engaging the AIR module via its SPI portal. Following the assertion of the CSn signal by the host microcontroller, the AIR module forces its SO pin logically low to indicate that its crystal oscillator is running. This logic low state on the AIR module's SO pin is identified as the CHIP\_RDYn signal. You'll see this wait for CHIP\_RDYn sequence often in the AIR support functions we will create. In that there are default values loaded into the AIR module's registers after reset, the logical starting point in our firmware generation process is to write a function to read the AIR module registers:

/	',	/ 7	k 7	k 7	k 7	k :	k 7	4 :	*	*	*	*	*	*	*	*	+	<b>,</b> ,	6 7	* :	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	* :	*	*	*	* 7	* 1	+ *	*	*
/	۰,	/ 7	ł	1	412	Ą	CI	R	С	S																																							
.,	٢.	1 7	k 7	k 7	k 7	k :	* >	٢ :	*	*	*	*	*	*	*	* *	,	<del>ر با</del>	4 7	* :	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	* .	*	*	*	* >	* 1	۲ *	*	*

PHOTO 5.The PIC18F47J53 module, the AIR PLANE, and its evaluation board cargo are all fitted on an EDTP platedthrough perf board. The electrical connections are made with point-to-point solder techniques and wire wrap.

```
#define NOP
                         delay_cycles(1)
#define LED_ON(led) output_bit(led,0)
#define LED_OFF(led) output_bit(led,1)
#define enable_air output_bit(CSN,0)
                        output_bit(CSN,1)
#define disable air
#define xfer_data
                         data_in =
spi_read(data_out)
#define read_data
                         data_in = spi_read(0)
#define write_data
                         spi_write(data_out)
                         setup_spi(SPI_MASTER|SPI
#define ENABLE SPI
          L_TO_H|SPI_XMIT_L_TO_H|SPI_CLK_DIV_16);
#define DISABLE_SPI
                        setup_spi(SPI_DISABLED)
//* READ AIR REGISTER
//****
                                ******
void read_air_reg(unsigned int8 baddr)
        DISABLE_SPI;
        enable_air;
        while(input(MISO));
        ENABLE_SPI;
        data out = baddr \mid 0x80;
        write_data;
        if(spi_data_is_in())
                read_data;
        disable_air;
```

I've posted the macro definitions here for clarity. The *read\_air\_reg* function disables the microcontroller's SPI portal to allow the microcontroller's MISO pin to act as a digital input to detect the CHIP\_RDYn signal. Once MISO goes low, the SPI portal is reactivated, the desired register address with the read bit enabled (baddr | 0x80) is transferred to the AIR module, and the contents of the addressed register are returned to the microcontroller. Now that we have a method to read the AIR module registers, we can build a write function:

```
//* WRITE AIR REGISTER
void write_air_reg(unsigned int8 baddr, unsigned
int8 bdata)
     DISABLE_SPI;
     enable_air;
     while(input(MISO));
     ENABLE_SPI;
     data_out = baddr;
     xfer_data;
     status_byte = data_in;
     data_out = bdata;
     xfer_data;
     disable_air;
}
```

Note that along with writing the data, we simultaneously obtain a status byte from the AIR module. Anytime a header, data byte, or command strobe is sent on the SPI



/ / *********	* * * * * * * * * *	* * * * * * * * * * * * * * * * * * * *	#define	AIR_MCSM0	0x18	// Main Radio Cntrl
//* AIR CONFIGURATIO	N REGISTER	RS	# J - 6		010	State Machine config
//*************************************	******	*****	#deline	AIR_FOCCFG	UXI9	// Frequency Ollset
#define AIR_IOCFG2	0x00 //	/ GDO2 output pin / configuration	#define	AIR BSCFG	0x1A	// Bit
#define ATR TOCEC1	0~01 //	/ GDO1 output pin		_ // S'	vnchron	ization configuration
#deline AIK_IOCIGI	UAU1 //	configuration	#define	ATR AGCCTRL2	0x1B	// AGC control
#dofine ATD TOCECO	0.2202 //	( CDOQ output pin	#define	ATR AGCCTRL1	0x1C	// AGC control
#deline AIK_IOCFG0	UXUZ //	configuration	#define	AIR AGCCTRLO	0x1D	// AGC control
#dofino ATD ETEOTUD	0.203 //	/ DV ETEO and TV	#define	AIR WOREVT1	0x1E	// High byte Event (
#deline Aik_Piroink	0.0.0.0 //	/ FIFO throcholds	# do 1 1110		011111	// timeout
#dofino ATP CVNC1	0.201 //	/ Sung word high	#define	ATR WOREVTO	0x1F	// Low byte Event ()
#deline AIN_SINCI	0.04 //	/ byte	# do 1 1110		011111	// timeout
#dofino ATP CVNCO	0.205 //	/ Sync word low	#define	ATR WORCTRL	0x20	// Wake On Radio
#deline AIK_SINCO	UXUS //	/ byte	" act the	MIN_WONCIND	0A20	// control
#define ATD DUMIEN	006	/ Daghat longth	#define	ATR FREND1	$0 \times 21$	// Front end BX
#define AIR_PAILEN	0x06 //	/ Packet length	" act the		UNLI	// configuration
#deline AIR_PRICIRLI	UXU/ //	/ Packet automation	#define	ATR FRENDO	0	// Front and TX
	000 //	/ CONLIOI	#der me	ATIV_LIVENDO	UAZZ	// configuration
#deline AIR_PRICIRLU	UXU8 //	/ Packet automation	#define	ATR FCCALS	0~23	// Ereguency
#define ATD ADDD	000 //	/ CONCLOI	#der me	ATIV_POCADO	// qu	nthesizer calibratio
#define AIR_ADDR	0x09 //	/ Chappel number	#define	ATR ESCAL2	0x24	// Frequency
#define AIR_CHANNER	OXOR //		# do 1 1110		// SV	nthesizer calibratio
#deline Aik_rscikli	UXUD //	aunthogizor control	#define	ATR ESCAL1	0x25	// Frequency
#define ATD ECOUDIO	0.2000 //	/ Fromionau	" del Inc	min_r benilir	// gv	nthesizer calibratio
#deline Aik_rScikLU	UXUC //	synthosizor control	#define	ATR ESCALO	0x26	// Frequency
#define ATR FRFO?	0ν0ρ //	/ Frequency control	# do 1 1110		// sv	nthesizer calibratio
#deline AIK_PRE22	0.000 //	/ word high byte	#define	AIR RCCTRL1	0x27	// RC oscillator
#define AIR FRF01	0v0F //	/ Frequency control				// configuration
"derine min_rnbgr	0.000 //	/ word middle byte	#define	AIR RCCTRL0	0x28	// RC oscillator
#define AIR FREOD	OXOF //	/ Frequency control				// configuration
"define nin <u>_</u> rnugo	01101 //	/ word low byte	#define	AIR FSTEST	0x29	// Frequency
#define AIR MDMCFG4	0x10 //	/ Modem		—	// sv	nthesizer cal contro
"actine nin <u>_</u> nbheror	01110 //	/ configuration	#define	AIR PTEST	0x2A	// Production test
#define AIR MDMCFG3	0x11 //	/ Modem	#define	AIR AGCTEST	0x2B	// AGC test
"actific http://www.	0111 //	/ configuration	#define	AIR TEST2	0x2C	// Various test
#define AIR MDMCFG2	0x12 //	/ Modem		—		// settings
"aorino ninc <u></u> ribrior or	//	/ configuration	#define	AIR_TEST1	0x2D	// Various test
#define AIR MDMCFG1	0x13 //	/ Modem				// settings
·····	//	/ configuration	#define	AIR_TEST0	0x2E	// Various test
#define AIR MDMCFG0	0x14 //	/ Modem				// settings
·····	//	/ configuration				-
#define AIR DEVIATN	0x15 //	/ Modem deviation				
	11	/ setting		TING 1. These 47	<sup>7</sup> register	rs can be considered as
#define AIR_MCSM2	0x16 //	/ Main Radio Cntrl	the	AIR module's kr	nobs. All	of the AIR module's RF
	// S	tate Machine config	and	data handling p	aramete	rs are controlled by the
#define AIR_MCSM1	0x17 //	/ Main Radio Cntrl			values	within these registers
	// S	tate Machine config			Varaco	Within those registers.

portal a status byte is returned by the AIR module on it's SO line. The layout of the status byte is laid out in **Figure 1**. Let's try out our new *write\_air\_reg* function:

```
init();
write_air_reg(AIR_PTEST,0x7F);
```

The *init* function has configured the PIC18F47J53 hardware, reset the AIR module, loaded the AIR module configuration registers and PATABLE, and placed the AIR module in the IDLE state. The transmit and receive FIFOs are also cleared during the initialization. The write to the AIR\_PTEST register should return a status byte informing us that the CHIP\_RDYn signal is logically low, the current AIR module state is IDLE, and there are more than 15 bytes free in the FIFOs. **Screenshot 1** captures the contents of an MPLAB Watch window that contains the returned status byte value. Using **Figure 1** to decode the value of the status byte verifies my predictions. We need not change the value of a register or issue a meaningful command strobe to obtain a status byte. We can also trigger the issuance of a status byte by issuing a NOP (No Operation) command strobe:

```
init();
send_strobe(AIR_SNOP);
```

Sending command strobes is also essential to getting on the AIR. Just like the read and write register functions, there's no rocket science behind the *send\_strobe* function. Here's what the send\_strobe function code looks like:

n

The *xfer\_data* macro – which gleans a status byte – is based on a built-in SPI function of the CCS C compiler.

## **AIR TRANSIT**

I think we're ready to fly some bits around. Let's code up a transmitter. Here's what needs to happen:

//*****	* * * * * * * * * * * * * *	*******	* * *	* * * * * * * * * * * * * * * * * * * *
//* AIR	STATUS REGIST	TERS		
/ / * * * * *	* * * * * * * * * * * * * * *	******	* * *	* * * * * * * * * * * * * * * * * * * *
#define	AIR_PARTNUM	0x30	//	Part number
#define	AIR_VERSION	0x31	//	Current version
			//	number
#define	AIR_FREQEST	0x32	//	Frequency offset
			//	estimate
#define	AIR_LQI	0x33	//	Demodulator
		// esti	mat	e for link quality
#define	AIR_RSSI	0x34	//	Received signal
		// stre	ngt	h indication
#define	AIR_MARCSTATE	E0x35	//	Control state
			//	machine state
#define	AIR_WORTIME1	0x36	//	High byte of WOR
			//	timer
#define	AIR_WORTIME0	0x37	//	Low byte of WOR
			//	timer
#define	AIR_PKTSTATUS	50x38	//	Current GDOx
		// sta	tus	and packet status
#define	AIR_VCO_VC_DA	AC	0x3	39 // Current

output\_toggle(BLED);
usbcntr = 0;

#### #endif

}

The init function is identical for both the transmitter and receiver, and will not complete until the PIC18F47J53 is enumerated and goes online with the PC's USB portal. The CCS C compiler's usbtask function must be called periodically; the *usbtask* function call is included in the endless do loop that makes up the main function. I arbitrarily chose the name *usbcntr* for the 16-bit memory location that holds the number of cycles through the transmitter routine. The usbcntr value determines when to blink the blue LED. The self-explanatory AIR\_idle\_mode and AIR\_clear\_tx\_fifo are command strobes in the form of macros. With the AIR module idling and the transmit FIFO cleared, we have indicated that we want to build a packet that is 10 bytes in length and send it to a receiver with the address of 0x22. To do this, some ground work must be laid first. In the init function, we loaded the AIR module's configuration registers with a modified template of values obtained from the Anaren website. The original set of AIR module configuration values called *original-config-values.h* is part of the article download package. If you compare the original set of configuration values with our modified configuration values in *air\_rf\_settings.h*, you'll see that we modified the AIR\_PKTCTRL1 register. AIR\_PKTCTRL1's original value was 0x04 which appends the RSSI and LOI

\*\*\*\* //\* AIR STROBES #define AIR\_SRES 0x30 // Reset chip. #define AIR\_SFSTXON 0x31 // Enable and // calibrate frequency synthesizer (if // MCSM0.FS\_AUTOCAL=1). // If in RX/TX: Go to a wait state where
// only the synthesizer is running (for
// quick RX / TX turnaround). #define AIR\_SXOFF // Turn off crystal 0x32 // oscillator. #define AIR\_SCAL 0x33 // Calibrate // frequency synthesizer and turn it // off(enables quick start). #define AIR\_SRX 0x34 // Enable RX. // Perform calibration first if coming // from IDLE and MCSM0.FS\_AUTOCAL=1. AIR\_STX 0x35 // In IDLE state: // Enable TX. Perform calibration first #define AIR\_STX // if MCSM0.FS\_AUTOCAL=1. If in RX state and CCA is enabled: Only go to TX if // channel is clear.

// setting from PLL cal module #define AIR\_TXBYTES 0x3A Underflow and # / of bytes in TXFIFO #define AIR\_RXBYTES 0x3B // Overflow and # of // bytes in RXFIFO \*\*\*\*\* //\* AIR PATABLE REGISTER //\*\* \* \* \* \* \* \* \* \* \* \* \* #define PATABLE 0x3E //\* AIR FIFO REGISTER \* \* \* \* \* \* \* \* \* \* \* \* \* \* \* #define TXFIFO 0x3F #define RXFIFO 0x3F

■ LISTING 2. The AIR module status registers contain information on everything from the version of the core to the number of bytes in the receive and transmit queues. Oh yeah, the signal strength (RSSI) can also be found in the status register area.

bytes to the end of our packet. Changing the AIR\_PKTCTRL1 value to 0x07 adds a packet address check to the packet's appended RSSI and LQI bytes. Now that address checking is in effect, we need to specify a receiver address in the AIR\_ADDR configuration register. According to our *build\_tx\_pkt* function, the receiver's address should be 0x22 and that is reflected in the receiver's *air\_rf\_settings.h* file. Let's flesh out the *build\_tx\_pkt* function:

#### 

In variable length packet mode (AIR\_PKCTRL least significant 2 bits = 01), the length of the packet is the first byte in the packet, and the address byte is next followed by the data. Once the packet is assembled, we can send it:

<pre>#define AIR_SIDLE 0: // turn off free // exit Wake-On #define AIR_SAFC 0:</pre>	k36 // quency sy -Radio mo k37 //	Exit RX / TX, mthesizer and ode if applicable. Perform AFC
// adjustment of	t the fre	equency
#define AIR_SWOR 02	x38 //	Start automatic
#define AIR_SPWD 02	equence ( k39 //	(wake-on-Radio) Enter power down
// mode when CS	n goes hi	igh.
#define AIR_SFRX 02	k3A //	Flush the RX FIFO
#define AIR_SFTX 02	x3B // //	Flush the TX FIFO buffer.
#define AIR_SWORRST 02	<3C //	Reset real time clock.
#define AIR_SNOP 0: // be used to p // bytes for sin	x3D // ad strobe mpler sof	No operation. May e commands to two tware.
ELISTING 2 Command	atrohoa a	rainaunad by the heat

LISTING 3. Command strobes are issued by the host microcontroller to traverse the AIR module's internal state machine.

Bits	Name	Descript	Description								
7	CHIP_RDYn	Stays high until power and crystal have stabilized. Should always be low when usin the SPI interface.									
6;4	STATE[2:0]	Indicates the current main state machine mode									
		Value	State	Description							
∎ da	FIGURE 1. The	000	IDLE	Idle state (Also reported for some transitional states instead of SETTLING or CALIBRATE)							
wi	thin the status	001	RX	Receive mode							
bv	te comes in	010	TX	Transmit mode							
ha	ndy when you	011	F\$TXON	Frequency synthesizer is on, ready to start transmitting							
110	en lo quickiy	100	CALIBRATE	Frequency synthesizer calibration is running							
of	the state	101	SETTLING	PLL is settling							
ma	ichine and	110	RXFIFO_OVERFLOW	RX FIFO has overflowed. Read out any useful data, then flush the FIFO with STRX							
	05.	111	TXFIFO_UNDERFLOW	TX FIFO has underflowed. Acknowledge with SFTC							

```
unsigned int8 i;
```

```
DISABLE_SPI;
enable_air;
while(input(MISO));
ENABLE_SPI;
data_out = TXFIFO + 0x40;
write_data;
for(i=0;i<pktsize;i++)
{
    spi_write(tx_buf[i]);
}
disable_air;
AIR_transmit_mode;
while(input(GD00)==0);
while(input(GD00));
```

AIR\_idle\_mode; } The 0x40 added to the TXFIFO address allows us to burst write to the transmit FIFO. Burst writing/reading allows us to drop the CSp signal logically low and continually stream

to drop the CSn signal logically low and continually stream data until we raise the CSn signal which signals the end of the data burst. We can apply the same TXFIFO bursting

222222222222222222222222222222222222222	83 83 83 83 83 83 83 83 83 83 83 83 83 8	84 84 84 84 84 84 84 84 84 84 84	05	06 06 06 06 06 06 06 06 06 06 06	07 07 07 07 07 07 07 07 07	88 88 88 88 88 88 88 88 88 88 88 88 88	89999999999999999999999999999999999999	000000000000000000000000000000000000000
222222222222222222222222222222222222222	83 83 83 83 83 83 83 83 83 83 83 83 83 8	84 84 84 84 84 84 84 84 84 84 84 84 84 8	85 85 85 85 85 85 85 85 85 85 85 85 85 8	86 86 86 86 86 86 86 86 86 86 86 86 86 8	87 97 97 97 97 97 97 97 97 97 97 97 97 97		89899999999999999999999999999999999999	

logic to RXFIFO bursting. Take a look at the code that makes up a bursting RXFIFO read:

//************************************
<pre>void read_rxfifo(unsigned int8 *buf,unsigned int8 len) {</pre>
SCREENSHOT 2.A 10-byte packet delivered as ordered to

the receiver at address 0x22. What you don't see here is the length byte we read and didn't write to the receive buffer, and a CRC at the end of the packet.

Watch		
Add SFR ADCON0 🐱 Add	Symbolsetup_0_tx_size	~
Address	Symbol Name	Value
18F	data_in	0x0F
190	data_out	0x7F
191	status_byte	0x0F
Watch 1 Watch 2 Watch 3	Watch 4	
Watch 1 Watch 2 Watch 3	Watch 4	

```
unsigned int i;
DISABLE_SPI;
enable_air;
while(input(MISO));
ENABLE_SPI;
data_out = RXFIFO | 0xC0;
write_data;
for(i = 0;i < len;i++)
{
    buf[i] = spi_read(0);
```

disable\_air;

The 0xC0 that is ORed to the RXFIFO address tells the module to burst the read operation. Data is streamed from the RXFIFO to the PIC18F47J53 until the CSn line is returned logically high. Here's my idea of how to receive data sent by our TRANSMITTER code:

```
#ifdef RECEIVER
       AIR_receive_mode;
                               //enter receive mode
       while(input(GDO0)==0);
       while(input(GDO0));
       AIR_idle_mode;
                               //packet received
       read_air_reg(RXFIFO);//get length byte
       rx len = data in;
       read_rxfifo(rx_buf,rx_len);
        //read address byte and data
       read_rxfifo(rf_stats,2);
//read LQI and RSSI
        for(i=0;i<rx_len;i++)</pre>
           printf(usb_cdc_putc, "%X
           \r\n",rx_buf[i]);
       output_toggle(BLED);
#endif
```

After entering receive mode and receiving a packet – which is signaled by the toggling of the AIR module's GDO0 I/O pin – we place the AIR module in IDLE mode and read the length byte of the received packet. The amount of data specified by the length byte is burst read into the receive buffer rx\_buf. The appended RSSI and LQI bytes are bursted into the rf\_stats array. If all went as planned, we should be able to transmit the contents of the receive buffer to a HyperTerminal session via the PIC18F47J53's USB portal.

## **A BREATH OF FRESH AIR**

I'll leave you with **Screenshot 2**. The AIR Tools source code is included in its entirety within the download package that accompanies this edition of Design Cycle. I'll also include the AIR PLANE ExpressPCB layout file for those of you that want to scratch-build your own AIR craft. You're allowed to wear that pointy hat adorned with stars and moons as AIR is now in your Design Cycle. **NV** 

```
■ SCREENSHOT 1. A
read operation returns
the number of free bytes
in the receive FIFO.
Conversely, a write
operation returns the
number of free bytes in
the transmit FIFO. When
the FIFO_BYTES_
AVAILABLE is equal to
15, 15 or more bytes are
available.
```

Anaren AIR A2500R24x Modules AIR A2500R24A-EM1 www.anaren.com Custom Computer Services

CCS C Compiler www.ccsinfo.com Microchip PIC18F47J53 Microcontroller

www.microchip.com

60 NUTS VOLTS August 2011